



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/539,839	03/31/2000	Ariel Berkovits	2207/6856	9593

7590 01/29/2004

Kenyon & Kenyon  
333 W San Carlos Street  
Suite 600  
San Jose, CA 95110-2711

EXAMINER

PEUGH, BRIAN R

ART UNIT	PAPER NUMBER
----------	--------------

2187

DATE MAILED: 01/29/2004

17

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/539,839

Applicant(s)

BERKOVITS, ARIEL

Examiner

Brian R. Peugh

Art Unit

2187

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 21 July 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-30 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. §§ 119 and 120**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.  
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### ***Response to Amendment***

This Office Action is in response to applicant's communication filed July 21, 2003 in response to PTO Office Action dated June 3, 2003. The applicant's remarks and amendment to the specification and/or claims were considered with the results that follow.

Claims 1-30 have been presented for examination in this application. In response to the last Office Action, claims 1, 9, 10, 17, and 30 have been amended.

### ***Claim Rejections - 35 USC § 101***

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

The invention as disclosed in claims 9-16 is directed to non-statutory subject matter. They are not limited to a *practical application* in the technological arts. Moreover, the claims appear to be a set of means used in a method preformed on a computer. The Examiner will not speculate as to the intended meaning, because Applicant's claims do not disclose a *specific* computer-readable medium.

Furthermore, there is no manipulation of *specific* data representing physical objects or activities constituting that one may classify as pre-computer activity, nor does Applicant disclose any *specific* independent physical acts being performed by the

invention constituting post-computer activity. Finally, the claims merely manipulate abstract ideas in general without limitation to a practical application where "certain substances" are transformed or reduced.

Amending of the claims to include language that the instructions are stored on a type of storage medium would be required to overcome the 35 USC § 101 rejection.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 2, 25-27, and 30 are rejected under 35 U.S.C. 102(b) as being anticipated by Genduso et al. (US# 5,778,422).

Regarding claims 1, 25, and 30, Genduso et al. teaches a caching system with a memory controller for processing read and write cache operations. Write-Allocate/Read-Invalidate (WA/RI) **cache** (48) responds to a read request by determining whether the requested data is a **cache line** found within the cache. If the data is found, the read invalidate operation/**instruction** occurs.

Genduso et al. teaches that once the full requested cache line is sent to the CPU, memory controller (20) (**cache control logic**) writes-back the requested WA/RI cache line to main memory and invalidates the requested cache line in the WA/RI cache (col. 8, line 67 – col. 9, line 17; Figs. 2 & 6). Thus, a cache line is invalidated (which

necessitates that a **valid cache line was accessed within the cache memory**) and becomes available for replacement as having a **reduced importance level** when compared to that of a valid cache line. The invalidation of the cache line corresponds to the **reducing of the importance level** of the cache line as claimed, which occurs **after the valid data has been accessed**.

Specifically regarding claims 2 and 30, a cache line is invalidated and becomes available for replacement as having a **reduced importance level** when compared to that of a valid cache line, **based upon the read invalidate operation/instruction**.

Specifically regarding claim 26, the invalidation of the cache line due to the read invalidate operation/instruction is **an indicator** that the cache line no longer contains useful data and can be replaced (**candidate for replacement**)

Specifically regarding claim 27, Genduso et al. teaches that memory controller (20) (**cache control logic**) writes-back the requested WA/RI cache line to main memory and invalidates (**reduces the importance level**) the requested cache line in the WA/RI cache (col. 8, line 67 – col. 9, line 17; Figs. 2 & 6).

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Genduso et al. (US# 5,778,422).

Regarding claim 17, Genduso et al. teaches a caching system with a memory controller for processing read and write cache operations. Write-Allocate/Read-Invalidate (WA/RI) **cache** (48) responds to a read request by determining whether the requested data is a **cache line** found within the cache. If the data is found, the read invalidate operation/**instruction** occurs.

Genduso et al. teaches that once the full requested cache line is sent to the CPU, memory controller (20) (**cache control logic**) writes-back the requested WA/RI cache line to main memory and invalidates the requested cache line in the WA/RI cache (col. 8, line 67 – col. 9, line 17; Figs. 2 & 6). Thus, a cache line is invalidated (which necessitates that a **valid cache line was accessed within the cache memory**) and becomes available for replacement as having a **reduced importance level** when compared to that of a valid cache line. The invalidation of the cache line corresponds to the **reducing of the importance level** of the cache line as claimed, which occurs **after the valid data has been accessed**.

Genduso et al., however, does not specifically recite a **machine-readable medium** having stored thereon a plurality of executable instructions to perform the invalidation and importance level reduction as claimed. However, one of ordinary skill in the art would have recognized that **machine-readable medium** (disk drive, ROM, RAM, etc.) carry machine-, or computer-, readable instructions for implementing a method, because then it would facilitate the transporting and installing of the method on other systems, as is generally well-known in the art. For example, a copy of the Microsoft Windows Operating System can be found on a cd-rom, from which the Operating System can be installed onto other systems, which is easier than incorporating a long cable or hand typing the software onto another system. The Examiner takes Official Notice of this teaching. Therefore, it would have been obvious to put Genduso et al.'s instructions on a machine-readable medium, because it would facilitate the transporting, installing and implementing of Genduso et al.'s instructions on another system.

Specifically regarding claim 18, a cache line is invalidated and becomes available for replacement as having a **reduced importance level** when compared to that of a valid cache line, **based upon the read invalidate operation/instruction**.

Claims 3-5, 19-21, 28 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Genduso et al. (US# 5,778,422) as applied to claims 1, 2, 25-27, and 30 above, and further in view of Csoppenszky (US# 5,802,568).

The difference between the claimed subject matter of Genduso et al., disclosed supra, and that of claims 3, 19, and 28 is that the claims recite that the reducing of the importance level results in the cache line being replaced prior to other lines scheduled for replacement.

Regarding claims 3, 19, and 28, Csoppenszky teaches an LRU process (**replacement policy**) incorporating a validity indicator (**importance level indicator**) for each cache line. If a cache is full when a write operation is required to place data into the cache, an invalid entry or the LRU entry is picked for replacement (col. 1, lines 43-46). Also, the invalid entries are overwritten first in the simplified LRU process as taught by Csoppenszky (col. 1, lines 58-61). If all of the entries are found to be valid, one of the cache entries which does not have its associated used by set is selected to be overwritten. Thus, non-used entries are **replaced prior to invalidated entries, which are replaced prior to valid entries according to the simplified LRU scheme**. As recited above, the clearing of the used bit makes it possible that the least recently used item may not be selected before another item that was more recently used.

Therefore it would have been obvious to one of ordinary skill in the art having the teachings of Genduso et al. and Csoppenszky before him at the time the invention was made to modify the caching system of Genduso et al. to include the simplified LRU system of Csoppenszky, because then a cache-replacement policy could be implemented to restrict the cache from removing what is thought to be the most frequently used data unless under specific circumstances that require data not found in the cache, as taught by Csoppenszky.



The difference between the claimed subject matter of Genduso et al., disclosed supra, and that of claims 4 and 20 is that the claims recite that the replacement policy is a least recently used policy and wherein the scheduled replacement line is less recently used than the line to be replaced.

Regarding claims 4 and 20, Csoppenszky teaches that the process for determining cache replacement entries is based upon a simplified LRU (**least recently used**) process, as recited in reference to claims 3, 19, and 28. As recited above, the clearing of the used bit makes it possible **that the least recently used item may not be selected before another item that was more recently used.**

The difference between the claimed subject matter of Genduso et al., disclosed supra, and that of claims 5, 21, and 29 is that the claims recite that the allocation methodology of the cache is altered based on the instruction.

Regarding claims 5, 21, and 29, since all lines of Csoppenszky, having had their used bits cleared, the used and validity bits do not indicate the order in which entries were used or which entry was least recently used, an item selected for replacement (with used bit cleared) could have been selected before another item (with used bit cleared) according to the LRU policy (col. 1, line 61 – col. 2, line 1). Thus, the **allocation methodology according to the LRU policy has been altered.**

Claims 6, 7, 22, and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Genduso et al. (US# 5,778,422) and Csoppenszky (US# 5,802,568) as applied to claims 3-5, 19-21, 28 and 29 above, and further in view of Funk et al. (US# 6,314,561).

The difference between the claimed subject matter and that of Genduso et al. and Csoppenszky, disclosed supra, is that the claims recite that the replacement instruction is generated by a compiler (claims 7, 15, and 23) or is part of an application kernel (claims 6, 14, and 22).

Regarding claims 7 and 23, Funk et al. teaches an **optimizing compiler** that creates a data cache management mechanism. The compiler places non-blocking preload instructions into the instruction stream of the computer system so as to minimize both the frequency and detrimental effect of cache misses (column 3, lines 17-22). Thus, the compiler hopes to minimize cache misses by loading data from the main memory into the cache. This directly relates to the cache loading and replacement instructions of Csoppenszky.

Regarding claims 6 and 22, the data cache management mechanism of Funk et al. relates to the claimed **application kernel**, in that a kernel is used to manage memory, files, etc., which is analogous to the invention of Funk et al. which teaches a data cache management mechanism including data management instructions (abs.).

Therefore it would have been obvious to one of ordinary skill in the art having the teachings of Genduso et al. , Csoppenszky and Funk et al. before him at the time the invention was made to modify the caching system of Genduso et al. and Csoppenszky

to include the optimization compiler/data cache management mechanism of Funk et al., because then instructions could be pre-loaded into the instruction stream in order to curb the frequency of cache misses, as taught by Funk et al. (abs.).

Claims 8 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Genduso et al. (US# 5,778,422) as applied to claims 1, 2, 25-27, and 30 above, and further in view of Worley, Jr. et al. (US# 4,713,755).

The difference between the claimed subject matter and that of Genduso et al., disclosed supra, is that the claims recite that an instruction for designating replacement is an extension of a memory access instruction. Worley, Jr. et al. teaches a caching system with a corresponding flush data cache instruction. **In order to flush, the item must first be selected for removal, hence the extension.** The cache line is written back to main memory if the cache line's dirty bit is set (column 4, lines 36-40).

Therefore it would have been obvious to one of ordinary skill in the art having the teachings of Genduso et al. and Worley, Jr. et al. before him at the time the invention was made to modify the caching and clearing scheme of Genduso et al. to include the flush data cache instruction of Worley, Jr. et al., because then a system for writing back altered data to the main memory would be in place that would negate the loss of potentially important information, as taught by Worley, Jr. et al.

### ***Response to Arguments***

Applicant's arguments filed July 21, 2003 have been fully considered but they are not persuasive. Applicant argued regarding the 35 U.S.C. 102 rejection that Genduso et al. does not teach claim 1, specifically reciting that the invalidation of Genduso et al. "...is totally opposite to claim 1, since the claimed instruction does not invalidate the valid data either before or after accessing the valid data. Instead, the instruction reduces the importance level of the cache line so that the replacement policy in the cache can select the valid cache line for replacement based on the reduced importance level of the valid cache line". The Examiner would like to point out that claims to not preclude or prevent the invalidation of valid data. The invalidation of valid data has been used to illustrate that the "importance level" of a valid cache line has been reduced. The invalidation (importance level reduction) occurs after the valid cache line has been selected, in accordance to the claimed subject matter.

### ***Conclusion***


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian R. Peugh whose telephone number is 703-306-5843. The examiner can normally be reached on Monday-Thursday from 7:00am to 4:30pm. The examiner can also be reached on alternate Friday's from 7:00am to 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks, can be reached on (703) 308-1756. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2187

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-9600.

DS/BRP  

Donald Sparks  
Supervisory Patent Examiner  
Art Unit 2187

January 14, 2003